Online Public Access Catalogue (OPAC)
Library,Documentation and Information Science Division

“A research journal serves that narrow

borderland which separates the known from the unknown”

-P.C.Mahalanobis


Image from Google Jackets

Computer principles and design in Verilog HDL / Yamin Li.

By: Material type: TextTextPublication details: Singapore : John Wiley and Sons, ©2015.Description: xxx, 542 p. : illustrations ; 25 cmISBN:
  • 9781118841099
Subject(s): DDC classification:
  • 621.3902855133 23 L693
Contents:
1. Computer fundamentals and performance evaluation -- 2. A brief introduction to logic circits and verilog HDL -- 3. Computer arithmetic algorithms and implementations -- 4. Instruction set architecture and ALU design -- 5. Single-cycle CPU design in verilog HDL -- 6. Exceptions and interrupts handling and design in verilog HDL -- 7. Multiple-cycl CPU design in verilog HDL -- 8. Design of pipelined CPU with precise interrupt in verilog HDL -- 9. Floating-point algorithms and FPU design in verilog HDL -- 10. Design of pipelined CPU with FPU in verilog HDL -- 11. Memory hierarchy and virtual memory management -- 12. Design of pipelined CPU with caches and TLBs in verilog HDL -- 13. Multithreading CPU and multicore CPU design in verilog HDL -- 14. Input/Output interface controller design in verilog HDL -- 15. High-performance computer and interconnection networks.
Summary: The first of its kind, this succinct book combines the detailed logic of computer architecture and microprocessor design with numerous examples of Verilog HDL, an industrially important hardware design language. Fundamental and advanced level design concepts are illustrated using simulations that readers can readily duplicate. Its comprehensive contents also include circuit design in HDL, computer arithmetic algorithms, design challenges, memory management, multi–core CPU design, as well as high–performance computers and complex networks.
Tags from this library: No tags from this library for this title. Log in to add tags.
Holdings
Item type Current library Call number Status Date due Barcode Item holds
Books ISI Library, Kolkata 621.3902855133 L693 (Browse shelf(Opens below)) Available 136953
Total holds: 0

Includes bibliographical references and index.

1. Computer fundamentals and performance evaluation --
2. A brief introduction to logic circits and verilog HDL --
3. Computer arithmetic algorithms and implementations --
4. Instruction set architecture and ALU design --
5. Single-cycle CPU design in verilog HDL --
6. Exceptions and interrupts handling and design in verilog HDL --
7. Multiple-cycl CPU design in verilog HDL --
8. Design of pipelined CPU with precise interrupt in verilog HDL --
9. Floating-point algorithms and FPU design in verilog HDL --
10. Design of pipelined CPU with FPU in verilog HDL --
11. Memory hierarchy and virtual memory management --
12. Design of pipelined CPU with caches and TLBs in verilog HDL --
13. Multithreading CPU and multicore CPU design in verilog HDL --
14. Input/Output interface controller design in verilog HDL --
15. High-performance computer and interconnection networks.

The first of its kind, this succinct book combines the detailed logic of computer architecture and microprocessor design with numerous examples of Verilog HDL, an industrially important hardware design language. Fundamental and advanced level design concepts are illustrated using simulations that readers can readily duplicate. Its comprehensive contents also include circuit design in HDL, computer arithmetic algorithms, design challenges, memory management, multi–core CPU design, as well as high–performance computers and complex networks.

There are no comments on this title.

to post a comment.
Library, Documentation and Information Science Division, Indian Statistical Institute, 203 B T Road, Kolkata 700108, INDIA
Phone no. 91-33-2575 2100, Fax no. 91-33-2578 1412, ksatpathy@isical.ac.in