Neural networks and systolic array design/ David Zhang and Sankar K. Pal eds.
Material type:
- 9810248407
- 006.32 Z63 23
Item type | Current library | Call number | Status | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|
Books | ISI Library, Kolkata | 006.32 Z63 (Browse shelf(Opens below)) | Available | C26739 | |||
Books | ISI Library, Kolkata ISI Scientist Publication | 006.32 Z63 (Browse shelf(Opens below)) | Available | 122795 |
Browsing ISI Library, Kolkata shelves Close shelf browser (Hides shelf browser)
Includes bibliographical references and index
Preface -- Chapter 1. Neural networks and systolic arrays: models and integration -- Chapter 2. Systolic array methodology for a neural model to solve the mixture problem -- Chapter 3. Morphological endmember identification and its systolic array design -- Chapter 4. MANTRA I: A Systolic array for neural computation -- Chapter 5. Mixed -signal neuro-fuzzy processor implementations: sequential architectures and circuit-level description -- Chapter 6. CMAC neural networks and systolic implementation -- Chapter 7 Quadrant interlocking factorization on systolic and wavefront array processors -- Chapter 8. Systolic S.O.M. Neural network for hyperspectral image classification -- Chapter 9. Optimizing and learning algorithm for feedforward neural networks and its implementation by systolic array -- Chapter 10. Parallel ANN architecture for fuzzy patterns -- Chapter 11. Pipelined systolic arrays for time-delay neural networks -- Chapter 12. An Integrated intelligent classification engine for biosignal engineering -- Chapter 13. Multiplierless designs for artifical neural networks -- Chapter 14. A VLSI system for intelligent decision making in real-time -- Chapter 15. Reconfigurable hardware systolic array for real-time compartmental modeling of large-scale artificial nervous systems -- Chapter 16. Implementing and mapping ANNs on reconfigurable mesh massively parallel architectures
There are no comments on this title.