Verilog digital system design RT level synthesis, testbench and verification
Material type:
TextLanguage: English Series: McGraw-Hill electronic engineeringPublication details: New York McGraw-Hill 2006Edition: 2ndDescription: xvi,384pSubject(s): DDC classification: - 621.392 N316
| Item type | Current library | Call number | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|
| Books | ISI Library, Kolkata | 621.392 N316 (Browse shelf(Opens below)) | Available | 126294 |
Total holds: 0
Browsing ISI Library, Kolkata shelves Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | |||||||
| 621.392 L482 VHDL | 621.392 L728 Designing digital computer systems with Verilog | 621.392 M167 Symbolic model checking | 621.392 N316 Verilog digital system design | 621.392 P462 VHDL: programming by example/ | 621.392 W263 Computation structures | 621.393 In39 Rural line standards |
Accompanies a CD-ROM bearing acc no D705
There are no comments on this title.
Log in to your account to post a comment.
